

## HRLD33N03K 30V N-Channel Trench MOSFET

### Features

- Low Dense Cell Design, Logic Level
- Reliable and Rugged
- Advanced Trench Process Technology
- 100% UIS Tested, 100% Rg Tested


### Key Parameters

Parameter	Value	Unit
BV <sub>DSS</sub>	30	V
I <sub>D</sub> (Silicon Limited)	150	A
R <sub>DS(on)</sub> , typ @10V	2.7	mΩ
R <sub>DS(on)</sub> , typ @4.5V	3.2	mΩ

### Application

- Power Management in Inverter System
- Synchronous Rectification

### Package & Internal Circuit



### Absolute Maximum Ratings

T<sub>J</sub>=25°C unless otherwise specified

Symbol	Parameter	Value	Units
V <sub>DSS</sub>	Drain-Source Voltage	30	V
V <sub>GS</sub>	Gate-Source Voltage	±16	V
I <sub>D</sub>	Drain Current (Silicon Limited)	T <sub>C</sub> = 25 °C	A
		T <sub>C</sub> = 100 °C	A
	Drain Current (Package Limited)	T <sub>C</sub> = 25 °C	A
I <sub>DM</sub>	Pulsed Drain Current	525	A
E <sub>AS</sub>	Single Pulsed Avalanche Energy L=1mH	1200	mJ
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25 °C	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +175	°C


### Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case	--	1.3	°C/W
R <sub>θJA</sub>	Junction-to-Ambient (minimum pad of 2 oz copper)	--	110	°C/W
R <sub>θJA</sub>	Junction-to-Ambient (* 1 in <sup>2</sup> pad of 2 oz copper)	--	50	°C/W


**Electrical Characteristics**  $T_J=25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>On Characteristics</b>						
$V_{GS}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	0.7	--	2.0	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 30 \text{ A}$	--	2.7	3.3	$\text{m}\Omega$
		$V_{GS} = 4.5 \text{ V}, I_D = 25 \text{ A}$	--	3.2	4.0	$\text{m}\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_D = 30 \text{ A}$	--	65	--	S
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30	--	--	V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	--	--	1	$\mu\text{A}$
		$V_{DS} = 24 \text{ V}, T_J = 125^\circ\text{C}$	--	--	100	$\mu\text{A}$
$I_{GSS}$	Gate-Body Leakage Current	$V_{GS} = \pm 16 \text{ V}, V_{DS} = 0 \text{ V}$	--	--	$\pm 100$	nA
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	--	4900	--	pF
$C_{oss}$	Output Capacitance		--	550	--	pF
$C_{rss}$	Reverse Transfer Capacitance		--	500	--	pF
$R_g$	Gate Resistance	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V}, f = 1 \text{ MHz}$	--	1	--	$\Omega$
<b>Switching Characteristics</b>						
$t_{d(on)}$	Turn-On Time	$V_{DS} = 15 \text{ V}, I_D = 30 \text{ A}, R_G = 6 \Omega$	--	30	--	ns
$t_r$	Turn-On Rise Time		--	50	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	230	--	ns
$t_f$	Turn-Off Fall Time		--	70	--	ns
$Q_{g(10V)}$	Total Gate Charge	$V_{DS} = 24 \text{ V}, I_D = 30 \text{ A}, V_{GS} = 10 \text{ V}$	--	110	--	nC
$Q_{g(4.5V)}$	Total Gate Charge		--	50	--	nC
$Q_{gs}$	Gate-Source Charge		--	15	--	nC
$Q_{gd}$	Gate-Drain Charge		--	20	--	nC
<b>Source-Drain Diode Characteristics</b>						
$V_{SD}$	Source-Drain Diode Forward Voltage	$I_S = 30 \text{ A}, V_{GS} = 0 \text{ V}$	--	--	1.3	V
$trr$	Reverse Recovery Time	$I_S = 25 \text{ A}, V_{GS} = 0 \text{ V}$ $dI_F/dt = 50 \text{ A}/\mu\text{s}$	--	60	--	ns
$Qrr$	Reverse Recovery Charge		--	30	--	nC


## Typical Characteristics




**Figure 1. On Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On Resistance Variation vs. Drain Current and Gate Voltage**



**Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature**




**Figure 5. Capacitance Characteristics**




**Figure 6. Gate Charge Characteristics**


## Typical Characteristics (continued)




**Figure 7. On-Resistance Variation vs Gate-Source Voltage**




**Figure 8. On-Resistance Variation vs Temperature**



**Figure 9. Maximum Safe Operating Area**




**Figure 10. Maximum Drain Current vs Case Temperature**




**Figure 11. Transient Thermal Response Curve**

**Fig 12. Gate Charge Test Circuit & Waveform**



**Fig 13. Resistive Switching Test Circuit & Waveforms**



**Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms**











Fig 15. Peak Diode Recovery dv/dt Test Circuit &amp; Waveforms



## Package Dimension

### D-PAK (TO-252A)



SYMBOL	DIMENSIONAL REQMTS		
	MIN	NOM	MAX
E	6.40	6.60	6.731
L	1.40	1.52	1.77
L1	2.743	REF	
L2	0.508	BSC	
L3	0.89	--	1.27
L4	0.64	--	1.01
L5	--	--	--
D	6.00	6.10	6.223
H	9.40	10.00	10.40
b	0.64	0.76	0.88
b2	0.77	0.84	1.14
b3	5.21	5.34	5.46
e	2.286	BSC	
A	2.20	2.30	2.38
A1	0	--	0.127
c	0.45	0.50	0.60
c2	0.45	0.50	0.58
D1	5.21	--	--
E1	4.40	--	--
$\theta$	0°	--	10°