


HRP90N75K 75V N-Channel Trench MOSFET

FEATURES

- Originative New Design
- Superior Avalanche Rugged Technology
- Excellent Switching Characteristics
- Unrivalled Gate Charge : 95 nC (Typ.)
- Extended Safe Operating Area
- Lower $R_{DS(ON)}$: 7.2 mΩ (Typ.) @ $V_{GS}=10V$
- 100% Avalanche Tested

$BV_{DSS} = 75 V$
 $R_{DS(on)\ typ} = 7.2 m\Omega$
 $I_D = 70 A$



Absolute Maximum Ratings $T_C=25^\circ C$ unless otherwise specified

Symbol	Parameter	Value	Units
V_{DSS}	Drain-Source Voltage	75	V
I_D	Drain Current – Continuous ($T_C = 25^\circ C$)	70	A
	Drain Current – Continuous ($T_C = 100^\circ C$)	50	A
I_{DM}	Drain Current – Pulsed (Note 1)	245	A
V_{GS}	Gate-Source Voltage	± 25	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	300	mJ
E_{AR}	Repetitive Avalanche Energy (Note 1)	9.4	mJ
P_D	Power Dissipation ($T_C = 25^\circ C$)	94	W
	- Derate above $25^\circ C$	0.63	W/ $^\circ C$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +175	$^\circ C$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ C$

Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	1.6	$^\circ C/W$
$R_{\theta CS}$	Case-to-Sink	0.5	--	
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	

Electrical Characteristics $T_J=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

On Characteristics

V_{GS}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$	2.2	--	3.8	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}$, $I_D = 40 \text{ A}$	--	7.2	9.0	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS} = 20$, $I_D = 40 \text{ A}$	--	90	--	S

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	75	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 60 \text{ V}$, $V_{GS} = 0 \text{ V}$	--	--	1	μA
		$V_{DS} = 60 \text{ V}$, $T_J = 125^\circ\text{C}$	--	--	100	μA
I_{GSS}	Gate-Body Leakage Current	$V_{GS} = \pm 20 \text{ V}$, $V_{DS} = 0 \text{ V}$	--	--	± 100	nA

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$	--	4700	--	pF
C_{oss}	Output Capacitance		--	370	--	pF
C_{rss}	Reverse Transfer Capacitance		--	270	--	pF
R_g	Gate Resistance	$V_{GS} = 0 \text{ V}$, $V_{DS} = 0 \text{ V}$, $f = 1\text{MHz}$	--	1.7	--	Ω

Switching Characteristics

$t_{d(on)}$	Turn-On Time	$V_{DS} = 38 \text{ V}$, $I_D = 30 \text{ A}$, $R_G = 6 \Omega$	--	60	--	ns
t_r	Turn-On Rise Time		--	60	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	170	--	ns
t_f	Turn-Off Fall Time		--	50	--	ns
Q_g	Total Gate Charge	$V_{DS} = 60 \text{ V}$, $I_D = 30 \text{ A}$, $V_{GS} = 10 \text{ V}$	--	95	--	nC
Q_{gs}	Gate-Source Charge		--	20	--	nC
Q_{gd}	Gate-Drain Charge		--	30	--	nC







Source-Drain Diode Maximum Ratings and Characteristics

I_S	Continuous Source-Drain Diode Forward Current	--	--	70	A	
I_{SM}	Pulsed Source-Drain Diode Forward Current	--	--	245		
V_{SD}	Source-Drain Diode Forward Voltage	$I_S = 30 \text{ A}$, $V_{GS} = 0 \text{ V}$	--	--	1.3	V
trr	Reverse Recovery Time	$I_S = 30 \text{ A}$, $V_{GS} = 0 \text{ V}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	--	40	--	ns
Qrr	Reverse Recovery Charge		--	55	--	nC

Notes :

- Repetitive Rating : Pulse width limited by maximum junction temperature
- $L=1\text{mH}$, $I_{AS}=20\text{A}$, $V_{DD}=25\text{V}$, $R_G=25\Omega$, Starting $T_J=25^\circ\text{C}$

Typical Characteristics



Typical Characteristics (continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Transient Thermal Response Curve








Fig 12. Gate Charge Test Circuit & Waveform**Fig 13. Resistive Switching Test Circuit & Waveforms****Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms**

Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Dimension**TO-220**