

HRLP250N10K

100V N-Channel Trench MOSFET

Features

- High Dense Cell Design
- Reliable and Rugged
- Advanced Trench Process Technology


Key Parameters

Parameter	Value	Unit
BV_{DSS}	100	V
I_D	38	A
$R_{DS(on)}$, typ @10V	20	$m\Omega$
$R_{DS(on)}$, typ @4.5V	22	$m\Omega$

Application

- Power Management in Inverter System
- Synchronous Rectification

Package & Internal Circuit



Absolute Maximum Ratings

$T_J=25^\circ C$ unless otherwise specified

Symbol	Parameter		Value	Units
V_{DSS}	Drain-Source Voltage		100	V
V_{GS}	Gate-Source Voltage		± 20	V
I_D	Drain Current	$T_C = 25^\circ C$	38	A
		$T_C = 100^\circ C$	27	A
I_{DM}	Pulsed Drain Current		100	A
E_{AS}	Single Pulsed Avalanche Energy $L=1mH$		142	mJ
P_D	Power Dissipation	$T_C = 25^\circ C$	80	W
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to +175	°C

Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	1.85	°C/W
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	°C/W

Electrical Characteristics $T_J=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

On Characteristics

V_{GS}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1.0	--	2.4	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 15 \text{ A}$	--	20.0	25.0	$\text{m}\Omega$
		$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	--	22.0	27.5	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_D = 15 \text{ A}$	--	70	--	S

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$	--	--	1	μA
		$V_{DS} = 80 \text{ V}, T_J = 125^\circ\text{C}$	--	--	100	μA
I_{GSS}	Gate-Body Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	--	--	± 100	nA

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	--	4200	--	pF
C_{oss}	Output Capacitance		--	190	--	pF
C_{rss}	Reverse Transfer Capacitance		--	135	--	pF
R_g	Gate Resistance	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V}, f = 1\text{MHz}$	--	1.6	--	Ω

Switching Characteristics

$t_{d(on)}$	Turn-On Time	$V_{DS} = 50 \text{ V}, I_D = 15 \text{ A}, R_G = 6 \Omega$	--	32	--	ns
t_r	Turn-On Rise Time		--	23	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	220	--	ns
t_f	Turn-Off Fall Time		--	25	--	ns
$Q_{g(10V)}$	Total Gate Charge	$V_{DS} = 80 \text{ V}, I_D = 15 \text{ A}, V_{GS} = 10 \text{ V}$	--	90	120	nC
$Q_{g(4.5V)}$	Total Gate Charge		--	46	--	nC
Q_{gs}	Gate-Source Charge		--	10	--	nC
Q_{gd}	Gate-Drain Charge		--	20	--	nC

Source-Drain Diode Maximum Ratings and Characteristics

I_S	Continuous Source-Drain Diode Forward Current	--	--	38	A	
I_{SM}	Pulsed Source-Drain Diode Forward Current	--	--	100		
V_{SD}	Source-Drain Diode Forward Voltage	$I_S = 15 \text{ A}, V_{GS} = 0 \text{ V}$	--	--	1.3	V
trr	Reverse Recovery Time	$I_S = 15 \text{ A}, V_{GS} = 0 \text{ V}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	--	50	--	ns
Qrr	Reverse Recovery Charge		--	80	--	nC

Typical Characteristics




Figure 1. On Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Transient Thermal Response Curve

Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms








Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Dimension**TO-220**