


HRS85N08K 80V N-Channel Trench MOSFET

FEATURES

- Originative New Design
- Superior Avalanche Rugged Technology
- Excellent Switching Characteristics
- Unrivalled Gate Charge : 75nC (Typ.)
- Extended Safe Operating Area
- Lower $R_{DS(ON)}$: 7 mΩ (Typ.) @ $V_{GS}=10V$
- 100% Avalanche Tested

$BV_{DSS} = 80 V$
 $R_{DS(on)\ typ} = 7 m\Omega$
 $I_D = 110 A$



Absolute Maximum Ratings $T_C=25^\circ C$ unless otherwise specified

Symbol	Parameter	Value	Units
V_{DSS}	Drain-Source Voltage	80	V
I_D	Drain Current – Continuous ($T_C = 25^\circ C$)	110 *	A
	Drain Current – Continuous ($T_C = 100^\circ C$)	77 *	A
I_{DM}	Drain Current – Pulsed (Note 1)	385 *	A
V_{GS}	Gate-Source Voltage	± 25	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	290	mJ
E_{AR}	Repetitive Avalanche Energy (Note 1)	7.5	mJ
P_D	Power Dissipation ($T_C = 25^\circ C$)	75	W
	- Derate above $25^\circ C$	0.5	W/ $^\circ C$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +175	$^\circ C$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ C$

* Drain current limited by maximum junction temperature

Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	2.0	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	

Electrical Characteristics $T_J=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

On Characteristics

V_{GS}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$	2.2	--	3.8	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}$, $I_D = 30 \text{ A}$	--	7.0	8.5	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}$, $I_D = 30 \text{ A}$	--	42	--	S

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	80	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 64 \text{ V}$, $V_{GS} = 0 \text{ V}$	--	--	1	μA
		$V_{DS} = 64 \text{ V}$, $T_J = 125^\circ\text{C}$	--	--	100	μA
I_{GSS}	Gate-Body Leakage Current	$V_{GS} = \pm 25 \text{ V}$, $V_{DS} = 0 \text{ V}$	--	--	± 100	nA

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$	--	3200	--	pF
C_{oss}	Output Capacitance		--	440	--	pF
C_{rss}	Reverse Transfer Capacitance		--	270	--	pF
R_g	Gate Resistance	$V_{GS} = 0 \text{ V}$, $V_{DS} = 0 \text{ V}$, $f = 1\text{MHz}$	--	1.2	--	Ω

Switching Characteristics

$t_{d(on)}$	Turn-On Time	$V_{DS} = 40 \text{ V}$, $I_D = 30 \text{ A}$, $R_G = 6 \Omega$	--	50	--	ns
t_r	Turn-On Rise Time		--	65	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	140	--	ns
t_f	Turn-Off Fall Time		--	50	--	ns
Q_g	Total Gate Charge	$V_{DS} = 64 \text{ V}$, $I_D = 30 \text{ A}$, $V_{GS} = 10 \text{ V}$	--	75	--	nC
Q_{gs}	Gate-Source Charge		--	20	--	nC
Q_{gd}	Gate-Drain Charge		--	25	--	nC

Source-Drain Diode Maximum Ratings and Characteristics

I_S	Continuous Source-Drain Diode Forward Current	--	--	110	A	
I_{SM}	Pulsed Source-Drain Diode Forward Current	--	--	385		
V_{SD}	Source-Drain Diode Forward Voltage	$I_S = 30 \text{ A}$, $V_{GS} = 0 \text{ V}$	--	--	1.3	V
trr	Reverse Recovery Time	$I_S = 30 \text{ A}$, $V_{GS} = 0 \text{ V}$ $dI_F/dt = 100 \text{ A}/\mu\text{s}$	--	45	--	ns
Qrr	Reverse Recovery Charge		--	65	--	nC

Notes :

- Repetitive Rating : Pulse width limited by maximum junction temperature
- $L=1\text{mH}$, $I_{AS}=19\text{A}$, $V_{DD}=30\text{V}$, $R_G=25\Omega$, Starting $T_J=25^\circ\text{C}$

Typical Characteristics




Figure 1. On Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (continued)








Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms






Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Dimension**TO-220F**